 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TDA18211HD DVB-T Silicon Tuner IC Rev. 05 -- 2 June 2009 Product data sheet 1. General description The TDA18211HD is a Silicon Tuner IC designed for digital terrestrial (DVB-T) TV reception. The TDA18211HD integrates the overall tuning function, including selectivity, and provides a low-IF output signal. The TDA18211HD uses integrated IF filters to support 6/7/8 MHz channel bandwidths. The TDA18211HD requires only one single 16 MHz crystal for clock generation. A clock signal is available on crystal oscillator output pins (XTOUTP/XTOUTN) to synchronize the channel decoder and slave front end in case of DVR configuration. This specification is based on software version 3.4 2. Features I I I I I I I I I I I I I I Fully integrated RF tracking filters for unwanted signal suppression Fully integrated IF selectivity (no need for external SAW filters) Fully integrated oscillators with no external components Integrated wideband gain control Alignment free RF loop-through for easy implementation in the STB Input power level indicator Integrated die thermal sensor Single 3.3 V power supply Low power consumption (780 mW) Crystal oscillator output buffer (16 MHz) to allow single crystal applications I2C-bus interface compatible with 3.3 V and 5 V microcontrollers Three Standby modes RoHS packaging 3. Applications 3.1 Target applications I DVB-T Set-Top-Box (STB) and TV receiver I Application optimization is described in the application notes NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 3.2 Key benefits I The TDA18211HD is a low cost Silicon Tuner targeting digital terrestrial applications. The TDA18211HD matches the performance of the conventional can tuners while reducing the size of the tuner function drastically. Additionally, the following benefits can be stated: N Allows easy on-board integration N Allows easy dual-tuner configuration N Drastically reducing the size of the tuner function and power consumption 4. Quick reference data Table 1. Quick reference data Tamb = 25 C; VCC = 3.3 V; IF output level option = 2 V (p-p); IF output load = 1 k on each terminal. Symbol Parameter fRF NFtun n P Vi(max) RF frequency tuner noise figure phase noise power dissipation maximum input voltage image rejection digital sensitivity DVB-T (64 QAM BER = 2.10-4 2 ); 3 [1] Conditions center of channel maximum gain Min 174 - Typ 5.5 -89 780 103 Max 864 6 - Unit MHz dB dBc/Hz mW dBV 1 dB gain compression, one analog TV signal at RF input (-5 dBm) - image Sdig [1] 53 - 65 -82 - dB dBm Measured with TDA10048HN channel decoder. 5. Ordering information Table 2. Ordering information Package Name TDA18211HD/C2 Description Version SOT903-1 HLQFN64R plastic thermal enhanced low profile quad flat package; no leads; 64 terminals; resin based; body 9 x 9 x 1.6 mm Type number TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 2 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 6. Block diagram AGC CONTROL DC-to-DC CONVERTER LC tracking filters ATTENUATORS AGC1 AGC2 RF AGC AGC DUAL TUNER PROTOCOL 46 47 28 19 RF polyphase filter DIGITAL CIRCUITRY IF polyphase mixer filter IF low-pass filter LNA RF_IN 10 IF AGC 45 IFOUTN IFOUTP V_IFAGC FREEZE MASTERSYNC STO LT 15 13 TDA18211HD CONTROL INTERFACE 32 AS 38 39 TEST SIGNAL GENERATOR CALIBRATION SYNTHESIZER 35 VT_CAL DIVIDER crystal oscillator MAIN SYNTHESIZER 27 XTALN 24 CP_LO 22 21 VT_COARSE VCO 34 26 CP_CAL XTALP SCL SDA VT_FINE 001aag932 Fig 1. Block diagram TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 3 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 7. Pinning information 7.1 Pinning CAPREGFILTRF GND GND GND GND GND GND GND GND GND GND GND GND GND 50 64 63 62 61 60 59 58 57 56 55 54 53 52 51 GND GND GND GND GND GND GND n.c. VCC RF_IN GND CAPRFAGC LT GND STO VCC 1 2 3 4 5 6 7 8 49 48 47 46 45 44 43 42 41 GND terminal 1 index area VSYNC GND V_IFAGC IFOUTP IFOUTN VCC GND CAPREG28 GND CAPREG18 SDA SCL GND GND VT_CAL CP_CAL VCC TDA18211HD 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AS 40 39 38 37 36 35 34 33 MASTERSYNC CAPFILTVCO VT_COARSE VT_FINE GND CP_LO GND XTALP XTALN FREEZE XTOUT_MS XTOUTP CAPREGVCO Transparent top view XTOUTN VCC 001aaf832 Fig 2. Pin configuration 7.2 Pin description Table 3. Symbol GND n.c. VCC RF_IN GND CAPRFAGC LT TDA18211HD_5 Pin description Pin 1 to 7 8 9 10 11 12 13 Description ground not connected 3.3 V supply voltage unbalanced RF (TV) input ground RF AGC filtering loop-through output (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 4 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Pin description ...continued Pin 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36, 37 38 39 40 41 42 43 44 45 46 47 48 to 50 51 52 53 to 64 exposed die Description ground slave tuner output 3.3 V supply voltage VCO supply decoupling 3.3 V supply voltage synchronization signal for dual-tuner applications; leave open for single-tuner applications VCO reference decoupling LO oscillator tuning voltage input LO oscillator tuning voltage input ground charge pump of the local synthesizer ground crystal oscillator input crystal oscillator input synchronization signal for multi-tuner applications; leave open for single-tuner applications XTOUT mode and master/slave selection input crystal oscillator output buffer crystal oscillator output buffer I2C-bus address selection input 3.3 V supply voltage charge pump of the calibration synthesizer tuning voltage of the calibration synthesizer ground I2C-bus clock input I2C-bus data input/output internal regulator decoupling ground internal regulator decoupling ground 3.3 V supply voltage IF output IF output IF gain control input ground vertical synchronization input for analog applications; connect to ground for digital applications internal regulator decoupling ground ground Table 3. Symbol GND STO VCC CAPREGVCO VCC MASTERSYNC CAPFILTVCO VT_COARSE VT_FINE GND CP_LO GND XTALP XTALN FREEZE XTOUT_MS XTOUTP XTOUTN AS VCC CP_CAL VT_CAL GND SCL SDA CAPREG18 GND CAPREG28 GND VCC IFOUTN IFOUTP V_IFAGC GND VSYNC CAPREGFILTRF GND - TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 5 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 8. Functional description The RF input signal is driven to a low-noise amplifier. It is then band-pass filtered, amplified and fed to the image rejection mixer. The mixer downconverts the RF signal to a low IF, which depends on channel bandwidth (standard IF filters are implemented for 6/7/8 MHz channel bandwidths; see Table 41). The gain between the antenna pin (pin RF_IN) and the loop-through pin (pin LT) is 0 dB. The TDA18211HD requires a single 16 MHz crystal for clock generation. When bit XTOUT_ON = 1, a differential sine wave clock reference is available on pins XTOUTP and XTOUTN to drive a channel decoder. 8.1 Master and slave operation The TDA18211HD allows easy dual-tuner configuration. Each individual tuner has to be set either in Master mode or Slave mode by applying a DC voltage on the XTOUT_MS pin; see Table 4. This will decide whether the crystal oscillator part is used as negative impedance connected to the crystal part or as a current buffer. Table 4. Master and slave selection Tuner type master slave Crystal oscillator negative impedance presented to the crystal current input buffer Voltage on pin XTOUT_MS 0 V to 0.1VCC 0.4VCC to 0.6VCC In dual-tuner application: * The first tuner is set in Master mode * The second tuner has to be set in Slave mode In single-tuner application: * The tuner must be set in Master mode. 8.2 Tuner outputs The tuner provides a slave tuner output (pin STO) and a loop-through output (pin LT). Those outputs are used to transmit the antenna signal to other tuners. Each output has its own characteristics (see Table 56 and Table 57) 8.2.1 Loop-through output The gain between the antenna connector and the loop-through pin (pin LT) equals 0 dB. This pin can be connected to any consumer electronic equipment. 8.2.2 Slave tuner output The slave tuner output (pin STO) must be connected to the RF input of the slave tuner TDA18211HD in case of dual-tuner applications. The gain between the antenna connector and the slave tuner output can change according to the input level. The slave tuner will automatically compensate the gain change, using the MASTERSYNC and FREEZE signals. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 6 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 8.3 Crystal input mode The TDA18211HD requires a 16 MHz crystal reference. The chosen crystal must withstand at least 100 W drive level. An additional shunt capacitor as shown in Figure 1 is also needed. Its typical value is 5.6 pF. The quartz references for which performance is guaranteed are: * * * * NDK NX5032 Siward SX-5032 TXC 9C series Chungho Elcom HC49/S profile Clock reference: * In Master mode, the clock reference must be provided by a 16 MHz crystal connected between pins XTALP and XTALN of the master tuner * In Slave mode, the clock reference must be provided by pins XTOUTP and XTOUTN of the tuner in Master mode to pins XTALP and XTALN of the tuner in Slave mode 8.4 Crystal output mode Pins XTOUTP and XTOUTN deliver a symmetrical sine waveform to drive the channel decoder and/or IF demodulator. The load on both outputs should be made similar to ensure optimum performances. Hence, if only one crystal output is used, the unused output should be loaded by an equivalent capacitance. 9. Control interface 9.1 I2C-bus format, write/read mode Remark: In I2C-bus read mode, the TDA18211HD must read the entire I2C map with the required subaddress 00h. The number of bytes to be read is 16, or 39 in extended register mode; see Table 7. Reading write-only bits can return values that are different from the programmed values. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 7 of 66 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Product data sheet Rev. 05 -- 2 June 2009 (c) NXP B.V. 2009. All rights reserved. TDA18211HD_5 NXP Semiconductors Table 5. Name I2C-bus format Byte name ID TM PL EP1 Sub address 00h 01h 02h 03h POWER_ LEVEL[8] DIS_ POWER_ LEVEL RF_BAND[2:0] SM FM_RFN EXTENDED _REG 0 SM_LT XTOUT_ON SM_XT 1 IR_GSTEP[2:0] IF_LEVEL[2:0] 0 CAL_POST_DIV[7:0] CAL_DIV[22:16] CAL_DIV[15:8] CAL_DIV[7:0] IF_NOTCH 0 MAIN_POST_DIV[6:0] MAIN_DIV[22:16] MAIN_DIV[15:8] MAIN_DIV[7:0] EB1[7:3] CALVCO_ FORLON EB2[7:0] EB3[7:0] EB4[7:6] LO_FORCE SRCE EB5[7:0] EB6[7:0] EB4[4:0] AGC1_ ALWAYS_ MASTERN AGC1_ FIRSTN 0 Bit 7 1 0 1 POR LOCK TM_RANGE TM_ON POWER_LEVEL[7:0] RF_CAL_OK IR_CAL_OK BP_FILTER[2:0] 6 1 0 ID[6:0] TM_D[3:0] 5 0 4 0 3 0 AD[5:0] 2 MA[1] 1 MA[0] 0 R/W Address byte 1 Address byte 2 ID byte Thermo byte Power level byte Easy Prog byte 1 Easy Prog byte 2 Easy Prog byte 3 Easy Prog byte 4 Easy Prog byte 5 EP2 EP3 EP4 EP5 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h GAIN_TAPER[4:0] STD[4:0] CAL_MODE[1:0] IR_MEAS[2:0] Cal Post-Divider byte CPD Cal Divider byte 1 Cal Divider byte 2 Cal Divider byte 3 Main Post-Divider byte Main Divider byte 1 Main Divider byte 2 Main Divider byte 3 Extended byte 1 CD1 CD2 CD3 MPD MD1 MD2 MD3 EB1 TDA18211HD DVB-T Silicon Tuner IC Extended byte 2 Extended byte 3 Extended byte 4 Extended byte 5 Extended byte 6 EB2 EB3 EB4 EB5 EB6 11h 12h 13h 14h 15h 8 of 66 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Table 5. Name Extended byte 7 I2C-bus format ...continued Byte name EB7 Sub address 16h Bit 7 EB7[7:6] 6 5 CAL_ FORCE_ SRCE EB8[6:4] EB8[3] EB9[7:0] EB10[7:6] EB11[7:0] EB12[7:6] EB13[7] PD_AGC1_ DET RFC_K[2:0] EB15[7:4] EB16[7:0] EB17[7:0] AGC1_ LOOP_OFF EB20[7:6] AGC2_ LOOP_OFF EB22[7] RF_TOP[2:0] EB23[7:3] FORCE_ LOCK EB21[6:2] IF_TOP[3:0] FORCELP_ FC2_EN LP_FC[2] EB23[0] EB18[6:2] EB19[7:0] EB20[4:0] AGC2_GAIN[1:0] AGC1_GAIN[1:0] PD_AGC2_ DET RFC_M[1:0] RFC_CPROG[7:0] EB15[3:0] EB12[3:0] EB13[1:0] CID_GAIN[5:0] 4 3 2 EB7[4:0] 1 0 Product data sheet Rev. 05 -- 2 June 2009 (c) NXP B.V. 2009. All rights reserved. TDA18211HD_5 NXP Semiconductors Extended byte 8 Extended byte 9 Extended byte 10 Extended byte 11 Extended byte 12 Extended byte 13 Extended byte 14 Extended byte 15 Extended byte 16 Extended byte 17 Extended byte 18 Extended byte 19 Extended byte 20 Extended byte 21 Extended byte 22 Extended byte 23 EB8 EB9 EB10 EB11 EB12 EB13 EB14 EB15 EB16 EB17 EB18 EB19 EB20 EB21 EB22 EB23 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h CID_ALARM EB8[2:0] TDA18211HD DVB-T Silicon Tuner IC 9 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.2 I2C-bus at power-on reset Table 6. Name Address byte 1 Address byte 2 ID byte Thermo byte Power Level byte Easy Prog byte 1 Easy Prog byte 2 Easy Prog byte 3 Easy Prog byte 4 Easy Prog byte 5 Cal Post-Divider byte Cal Divider byte 1 Cal Divider byte 2 Cal Divider byte 3 Main Post-Divider byte Main Divider byte 1 Main Divider byte 2 Main Divider byte 3 Extended byte 1 Extended byte 2 Extended byte 3 Extended byte 4 Extended byte 5 Extended byte 6 Extended byte 7 Extended byte 8 Extended byte 9 Extended byte 10 Extended byte 11 Extended byte 12 Extended byte 13 Extended byte 14 Extended byte 15 Extended byte 16 Extended byte 17 Extended byte 18 Extended byte 19 Extended byte 20 TDA18211HD_5 I2C-bus at power-on reset[1] Byte ID TM PL EP1 EP2 EP3 EP4 EP5 CPD CD1 CD2 CD3 MPD MD1 MD2 MD3 EB1 EB2 EB3 EB4 EB5 EB6 EB7 EB8 EB9 EB10 EB11 EB12 EB13 EB14 EB15 EB16 EB17 EB18 EB19 EB20 Subaddress 7 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 1 X 1 1 X X 1 1 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 X 1 0 1 0 1 0 0 0 0 1 6 1 X 0 0 X 1 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 1 0 X 0 0 1 0 0 0 0 0 0 0 5 0 AD[5] 0 0 X 0 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 X 0 0 0 0 0 0 0 0 0 0 4 0 AD[4] 0 0 X 0 1 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 X 0 0 0 0 0 X X 0 X X Bit 3 0 AD[3] 0 X X 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 X 0 X 0 0 0 0 X X X 0 X X 2 MA[1] AD[2] 1 X X 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 0 X 1 1 0 0 X X X 0 X X 1 MA[0] AD[1] 0 X X 1 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 X 1 1 1 0 X 0 X 0 0 X 0 X AD[0] 0 X X 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 1 0 X 0 1 0 0 X 0 X 0 0 X (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 10 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 6. Name I2C-bus at power-on reset[1] ...continued Byte EB21 EB22 EB23 Subaddress 7 6 0 1 0 5 1 0 1 4 1 0 1 24h 25h 26h 0 0 1 Bit 3 0 1 0 2 0 0 0 1 1 0 0 0 1 0 0 Extended byte 21 Extended byte 22 Extended byte 23 [1] X indicates a bit not changed on reset. 9.3 Description of symbols used in I2C-bus format table Table 7. I2C-bus registers bits explanation Symbol MA[1:0] AD[5:0] Data bytes 00h 01h ID TM ID[6:0] POR LOCK TM_RANGE TM_ON TM_D[3:0] 02h 03h PL EP1 POWER_LEVEL[7:0] POWER_LEVEL[8] DIS_POWER_LEVEL RF_CAL_OK IR_CAL_OK BP_FILTER[2:0] 04h 05h EP2 EP3 RF_BAND[2:0] GAIN_TAPER[4:0] SM SM_LT SM_XT STD[4:0] 06h EP4 FM_RFN XTOUT_ON IF_LEVEL[2:0] CAL_MODE[1:0] 07h EP5 EXTENDED_REG IR_GSTEP[2:0] IR_MEAS[2:0] 08h TDA18211HD_5 Address Byte Description programmable address bits programmable address bits of the first byte of the programming chip identification number Power-on reset bit indicates that the main synthesizer is locked to the programmed frequency range selection bit for the internal die sensor enables die temperature measurement data from die temperature measurement (read only) Power level indicator value (read only) Power level indicator value (read only disables the power-on level function indicates that the RF tracking filter calibration procedure has been successful indicates that the complete image rejection calibration procedure has been successful RF band-pass filter selection RF tracking filter band selection gain taper value Sleep mode, Standby modes Reference Table 8 Table 9 Table 10 Table 11 Table 12 Table 12 Table 13 Table 14 Table 15 define the standard selection which input is fed to RF filter provides the 16 MHz on the XTOUTP and XTOUTN pins IF output level selection calibration mode selection enables the extended register addressing gain step for image rejection calibration image rejection measurement frequency range calibration synthesizer post-divider Table 19 (c) NXP B.V. 2009. All rights reserved. Table 17 Table 18 CPD CAL_POST_DIV[7:0] Product data sheet Rev. 05 -- 2 June 2009 11 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 7. 09h 0Ah 0Bh 0Ch I2C-bus registers bits explanation ...continued Symbol CAL_DIV[22:16] CAL_DIV[15:8] CAL_DIV[7:0] IF_NOTCH Description calibration synthesizer main divider bits calibration synthesizer main divider bits calibration synthesizer main divider bits adds a DC notch in IF for a better adjacent channels rejection; depends on standards LO synthesizer main divider bits LO synthesizer main divider bits LO synthesizer main divider bits determines which VCO is used during Normal mode operations enables AGC1 normal operation whatever the tuner type (master or slave) determines which AGC (1 or 2) will be detected when detectors 1 and 2 are up forces the main PLL charge pump to source current to the main PLL Table 23 loop filter forces the calibration PLL charge pump to source current to the calibration PLL loop filter indicates that signal sensed by the power detector used during calibrations is out of range calibration power detector output power-down of AGC1 detector power-down of AGC2 detector parameter used during the RF tracking filters calibration parameter used during the RF tracking filters calibration tuning word of the RF tracking filters turns off the AGC1 loop AGC1 gain forces the internal lock indicator to logic 1 turns off the AGC2 loop AGC2 gain Take Over Point (TOP) of the RF AGC, detection in RF TOP of the RF AGC, detection in IF 1.5 MHz bandwidth filter selection Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Table 23 Reference Table 20 Table 20 Table 20 Table 21 CD1 CD2 CD3 MPD Address Byte MAIN_POST_DIV[6:0] LO synthesizer post-divider bits 0Dh 0Eh 0Fh 10h MD1 MD2 MD3 EB1 MAIN_DIV[22:16] MAIN_DIV[15:8] MAIN_DIV[7:0] CALVCO_FORLON AGC1_ALWAYS_ MASTERN AGC1_FIRSTN 13h 15h 17h 19h 1Bh 1Ch 1Dh 21h 23h 24h 25h 26h EB4 EB6 EB8 LO_FORCESRCE CAL_FORCESRCE CID_ALARM Table 22 Table 22 Table 22 Table 23 Extended bytes EB10 CID_GAIN[5:0] EB12 PD_AGC1_DET PD_AGC2_DET EB13 RFC_K[2:0] RFC_M[1:0] EB14 RFC_CPROG[7:0] EB18 AGC1_LOOP_OFF AGC1_GAIN[1:0] EB20 FORCE_LOCK EB21 AGC2_LOOP_OFF AGC2_GAIN[1:0] EB22 RF_TOP[2:0] IF_TOP[3:0] EB23 FORCELP_FC2_EN LP_FC[2] TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 12 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.3.1 I2C-bus address selection The module address contains programmable address bits (MA[1:0]), which offer the possibility to have several synthesizers (up to 4) in one system by applying a specific voltage on the AS input (VAS). Table 8. Address byte 1 bit description Legend: * power-on reset value Bit 7 to 3 2 to 1 Symbol MA[1:0] Access R/W R/W 00 01 10 11 0 R/W R/W 0 1 Table 9. Address byte 2 bit description Legend: * power-on reset value Bit 7 to 6 5 to 0 Symbol AD[5:0] Access R/W R/W Value 00 Description must be set to 00 programmable address bits of the first byte of the programming Value 1 1000* Description must be set to 1 1000 programmable address bits VAS = 0 V to 0.1 x VCC VAS = 0.2 x VCC to 0.3 x VCC VAS = 0.4 x VCC to 0.6 x VCC VAS = 0.9 x VCC to VCC write mode read mode 9.3.2 Description of chip ID byte Table 10. ID - Identification byte (subaddress 00h) bit description Legend: * power-on reset value Bit 7 6 to 0 Symbol ID[6:0] Access R R Value 1* 000 0100* Description must be logic 1 TDA18211HD/C2 identification number 9.3.3 Description of temperature sensor byte The temperature sensor is not available in Device-off mode as it requires a 16 MHz clock to operate. Table 11. TM - Thermo byte (subaddress 01h) bit description Legend: * power-on reset value Bit 7 Symbol POR Access Value Description R 1* 0 6 LOCK R 1 0* power supply falls below the power-on reset level and is reset after a read operation ending with a stop condition power supply is above the power-on reset level main synthesizer is locked to the programmed frequency main synthesizer is not locked to the programmed frequency TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 13 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 11. TM - Thermo byte (subaddress 01h) bit description ...continued Legend: * power-on reset value Bit 5 Symbol Access Value Description temperature range selection for the internal die sensor (see Table 50) 1 0* 4 TM_ON R/W R 1 0* 3 to 0 TM_D[3:0] 92 C to 122 C 60 C to 90 C enables die temperature measurement (see Table 50) disables die temperature measurement (see Table 50) TM_RANGE R/W XXXX data from die temperature measurement (see Table 50) 9.3.4 Description of power level byte (read mode) There are 9 power level bits, dispatched in byte 2 and 3. They indicate the composite voltage gain of the LNA, the loaded attenuator voltage gain, and the level at the input of the RF AGC. Table 12. PL - Power level (address 02h and 03h) bit description Legend: * power-on reset value Address Register Bit 03h 02h EP1 PL 7 7 Symbol POWER_LEVEL[8] POWER_LEVEL[7] Access Value R R 00 01 10 11 6 to 5 POWER_LEVEL[6:5] R Description AGC2 gain, attenuator voltage gain included load, the attenuator load is 50 (explaining the maximum gain of -6 dB) -15 dB -12 dB -9 dB -6 dB AGC1 gain, LNA voltage gain, the LNA voltage gain assumes a 75 source impedance and a low output impedance 00 01 10 11 4 to 0 POWER_LEVEL[4:0] R 0 0000 0 0001 ... 1 1110 1 1111 6 dB 9 dB 12 dB 15 dB sensed level at the input of the RF AGC, detector slope is -1 dB/step 103 dBV (RMS value) 102 dBV (RMS value) ... 73 dBV (RMS value) 72 dBV (RMS value) TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 14 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.3.5 Description of Easy Prog byte 1 Table 13. EP1 - Easy Prog byte 1 (subaddress 03h) bit description Legend: * power-on reset value Bit 7 6 5 4 Symbol POWER_LEVEL[8] DIS_POWER_LEVEL RF_CAL_OK Access Value Description R R/W R/W R/W 1* 0 0* see Table 12 power level disabled power level enabled must be set to logic 0 RF tracking filter calibration procedure (see Section 9.4.9); updated each time the procedure is started 1 0* 3 IR_CAL_OK R/W 1 0* 2 to 0 BP_FILTER[2:0] R/W 110* successful not successful complete image rejection calibration procedure (see Section 9.4.4); can only be reset with POR successful not successful RF band-pass filter selection (see Table 42) 9.3.6 Description of Easy Prog byte 2 Table 14. EP2 - Easy Prog byte 2 (subaddress 04h) bit description Legend: * power-on reset value Bit Symbol Access Value R/W R/W 1 1111* 0 0000 110* Description RF tracking filter band selection (see Table 43) gain taper value (see Table 47) minimum attenuation maximum attenuation 7 to 5 RF_BAND[2:0] 4 to 0 GAIN_TAPER[4:0] 9.3.7 Description of Easy Prog byte 3 The TDA18211HD has three different Standby modes. Two Standby modes are dedicated to special application demands; the real Standby mode is called `device-off'. It represents the smallest achievable power consumption. Table 15. EP3 - Easy Prog byte 3 (subaddress 05h) bit description Legend: * power-on reset value Bit 7 6 5 4 to 0 Symbol SM SM_LT SM_XT STD[4:0] Access R/W R/W R/W R/W Value 1* 0 0* 0* 1 0010* Description Sleep mode (see Table 16) Normal mode (see Table 16) see Table 16 see Table 16 description of standards (see Table 41) TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 15 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Standby modes[1] Circuit SM_LT SM_XT LoopSlavethrough tuner output on on on on Crystal oscillator on on Normal mode Standby mode with crystal oscillator, slave-tuner output and loop-through output on Standby mode with only crystal oscillator and its output buffer on Device-off mode Mode Table 16. Bit SM 0 1 0 0 0 0 1 1 [1] 1 1 0 1 off off off off on off In all modes, the I2C-bus interface remains active. All other codes are not valid. 9.3.8 Description of Easy Prog byte 4 Table 17. EP4 - Easy Prog byte 4 (subaddress 06h) bit description Legend: * power-on reset value Bit 7 Symbol FM_RFN Access Value Description R/W 1 0* 6 3 XTOUT_ON R/W R/W R/W 000* 001 010 011 100 101 110 111 1 to 0 CAL_MODE[1:0] R/W 00* 01 10 11 1* 0 1* 4 to 2 IF_LEVEL[2:0] selection which input is fed to RF filter FM input (RF LNA on; FM LNA on) RF input (RF LNA on; FM LNA off) 16 MHz on pins XTOUTP and XTOUTN not 16 MHz on pins XTOUTP and XTOUTN must be set to logic 1 IF output level selection and attenuation with regard to 2 V (p-p) 2 V (p-p); 0 dB 1.25 V (p-p); 4 dB 1 V (p-p); 6 dB 0.8 V (p-p); 8 dB not used not used not used 0.5 V (p-p); 12 dB calibration mode selection no calibration (Normal mode) Power detection mode image rejection calibration (IRCAL) mode RF tracking filters calibration (RFCAL) mode It is recommended to follow the flowcharts described in Section 9.4 in order to perform any calibration, as they require a precise set of sequential operations. The further comments can only give an overview of what is typically done during the flowchart. The TDA18211HD has two calibration modes: one for the image rejection calibration, and one for the RF tracking filters calibration. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 16 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC The image rejection calibration consists in optimizing some tunable parameters inside the mixer throughout a set of internal measurements, leading to ensure a 65 dB typical value of image rejection. The internal signal used during this phase is generated by the PLL calibration (CAL PLL). The RF tracking filters central frequency can be adjusted with the tuning word RFC_CPROG. The RF tracking filters calibration (RFCAL) consists of an internal tone at the input of the tracking filters (with the CAL PLL), and finding the RFC_CPROG corresponding to the maximum transmitted power. The RFCAL is just a little part of a more complex algorithm fully described in the flowcharts in Section 9.4. The Power detection mode is a Normal mode where the detector used for the calibrations is switched ON. This special mode enables to sense the power at the input of the TDA18211HD and makes the power scan algorithm possible (see Section 9.4.8 "Flowchart TDA18211PowerScan"). 9.3.9 Description of Easy Prog byte 5 Table 18. EP5 - Easy Prog byte 5 (subaddress 07h) bit description Legend: * power-on reset value Bit 7 Symbol EXTENDED_REG Access Value R/W 1 0* Description enables the extended register addressing extended register (00h to 26h) limited register (00h to 0Fh); only 1 byte can be programmed after address 0Fh within 1 transmission gain step for image rejection calibration must be set to logic 0 image rejection measurement frequency range (see Table 51) 6 to 4 IR_GSTEP[2:0] 3 2 to 0 IR_MEAS[2:0] R/W R/W R/W 011* 0* 000* 9.3.10 Description of Cal Post-Divider byte Table 19. CPD - Cal Post-Divider byte (subaddress 08h) bit description Legend: * power-on reset value Bit 7 to 0 Symbol CAL_POST_DIV[7:0] Access R/W Value 00h* Description calibration synthesizer post-divider (see Table 46) 9.3.11 Description of Cal divider bytes 1, 2 and 3 CD1, CD2 and CD3 - Cal divider bytes 1, 2 and 3 (address 09h, 0Ah and 0Bh) bit description Legend: * power-on reset value Address 09h 0Ah 0Bh Register Bit CD1 CD2 CD3 7 Symbol Access Value Description R/W R/W R/W R/W 0* 00h* 00h* 00h* must be set to logic 0 calibration synthesizer main divider bits Table 20. 6 to 0 CAL_DIV[22:16] 7 to 0 CAL_DIV[15:8] 7 to 0 CAL_DIV[7:0] TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 17 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.3.12 Description of Main Post-Divider byte Table 21. MPD - Main Post-Divider byte (subaddress 0Ch) bit description Legend: * power-on reset value Bit 7 Symbol IF_NOTCH Access R/W Value 0* Description adds a DC notch in IF for a better adjacent channels rejection; depends on standards; see Table 41 LO synthesizer post-divider (see Table 45) allows switching between 16 MHz and sub-harmonic LO for DC-to-DC converter locking 1 0* 2 to 0 MAIN_POST_DIV[2:0] R/W 000* 16 MHz sub-harmonic LO LO synthesizer post-divider (see Table 45) 6 to 4 3 MAIN_POST_DIV[6:4] DCDC_CKSW R/W R/W 000* 9.3.13 Description of Main divider bytes 1, 2 and 3 Table 22. MD1, MD2 and MD3 - Main divider bytes 1, 2 and 3 (address 0Dh, 0Eh and 0Fh) bit description Legend: * power-on reset value Address Register Bit 0Dh 0Eh 0Fh MD1 MD2 MD3 7 Symbol Access Value Description R/W R/W R/W 0* 00h* 00h* 00h* must be set to logic 0 LO synthesizer main divider bits 6 to 0 MAIN_DIV[22:16] R/W 7 to 0 MAIN_DIV[15:8] 7 to 0 MAIN_DIV[7:0] TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 18 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.3.14 Description of Extended bytes 1 to 23 Table 23. EB1 to EB23 - Extended bytes 1 to 23 (address 10h to 26h) bit description Legend: * power-on reset value Address 10h Register EB1 Bit 7 to 3 2 Symbol EB1[7:3] CALVCO_FORLON Access R R 1* 0 1 AGC1_ALWAYS_ MASTERN R Value 1 1111* Description extended byte 1 determines VCO used during Normal mode operations LO VCO is used CAL VCO is used enables AGC1 normal operation whatever the tuner type, master or slave. 1* 0 0 AGC1_FIRSTN R 1* 0 11h 12h 13h EB2 EB3 EB4 7 to 0 7 to 0 7 to 6 5 EB2[7:0] EB3[7:0] EB4[7:6] LO_FORCESRCE R/W R/W R/W R/W 0000 0001* 1000 0100* 01* 1 normal operation for the master; 6 dB fixed for the slave normal operation for both the master and the slave determines which AGC will be updated when detectors 1 and 2 are up AGC1 and AGC2 both updated AGC1 has priority on AGC2 extended byte 2 extended byte 3 extended byte 4 forces the main PLL charge pump to source current to the main PLL loop filter no force extended byte 4 extended byte 5 extended byte 6 extended byte 7 forces the main PLL charge pump to source current to the main PLL loop filter no force extended byte 7 signal sensed by the power detector used during calibrations 1 0* 6 to 4 3 2 to 0 18h 19h EB9 EB10 7 to 0 5 to 0 TDA18211HD_5 0* 4 to 0 14h 15h 16h EB5 EB6 EB7 7 to 0 5 EB4[4:0] EB6[7:0] R/W R/W R/W R/W 0 0001* 0000 0001* 1000 0100* 01* 1 7 and 6 EB5[7:0] 7 and 6 EB7[7:6] CAL_FORCESRCE R/W 0* 4 to 0 17h EB8 7 EB7[4:0] CID_ALARM R/W R 0 1000* out of range in range extended byte 8 EB8[6:4] EB8[3] EB8[2:0] EB9[7:0] CID_GAIN[5:0] R/W R R/W W R R 111* 0* 101* 0000 0000* XX XX XXXX extended byte 9 extended byte 10 calibration power detector output (c) NXP B.V. 2009. All rights reserved. 7 and 6 EB10[7:6] Product data sheet Rev. 05 -- 2 June 2009 19 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 23. EB1 to EB23 - Extended bytes 1 to 23 (address 10h to 26h) bit description ...continued Legend: * power-on reset value Address 1Ah 1Bh Register EB11 EB12 Bit 7 to 0 5 Symbol EB11[7:0] PD_AGC1_DET Access R/W R R/W 1 0* 4 PD_AGC2_DET R/W 1 0* 3 to 0 1Ch EB13 7 6 to 4 EB12[3:0] EB13[7] RFC_K[2:0] R/W R/W R/W R/W R/W R/W R/W R W W R/W 1 0* 6 to 2 EB18[6:2] R/W R/W 00* 01 10 11 22h 23h EB19 EB20 7 to 0 5 EB19[7:0] FORCE_LOCK W W W 1 0* 4 to 0 EB20[4:0] W X XXXX* 000X XX00* 10* 7 and 6 EB20[7:6] 000 00* 1 and 0 AGC1_GAIN[1:0] 0111* 1* 100* 00* 10* 0000 0000* 1000* XXXX* 000X XX00* 000X XXXX* extended byte 16 extended byte 17 turns the AGC1 loop off on extended byte 18 AGC1 gain 6 dB 9 dB 12 dB 15 dB extended byte 19 extended byte 20 forces the internal lock indicator forced to logic 1 not forced extended byte 20 Value 1000 0110* 00* Description extended byte 11 extended byte 12 AGC1 detector power-down no power-down AGC2 detector power-down no power-down extended byte 12 extended byte 13 parameters used during the RF tracking filters calibration (see Table 44) extended byte 13 tuning word of the RF tracking filters extended byte 15 7 and 6 EB12[7:6] 3 and 2 RFC_M[1:0] 1 to 0 1Dh 1Eh 1Fh 20h 21h EB14 EB15 EB16 EB17 EB18 7 to 0 7 to 4 3 to 0 7 to 0 7 to 0 7 EB13[1:0] RFC_CPROG[7:0] EB15[7:4] EB15[3:0] EB16[7:0] EB17[7:0] AGC1_LOOP_OFF TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 20 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 23. EB1 to EB23 - Extended bytes 1 to 23 (address 10h to 26h) bit description ...continued Legend: * power-on reset value Address 24h Register EB21 Bit 7 Symbol AGC2_LOOP_OFF Access R/W 1 0* 6 to 2 EB21[6:2] R/W R/W 00 01 10 11* 25h EB22 7 6 to 4 3 to 0 26h EB23 7 to 3 2 1 0 EB22[7] RFAGC_TOP[2:0] IFAGC_TOP[3:0] EB23[7:3] FORCELP_ FC2_EN LP_FC[2] EB23[0] R R/W R/W R/W R/W R/W R/W 0* 100* 1000* 1 0110* 0* 0* 0* extended byte 23 0 1100* 1 and 0 AGC2_GAIN[1:0] Value Description turns the AGC2 loop off on extended byte 21 AGC2 gain -15 dB -12 dB -9 dB -6 dB extended byte 22 take over point of the RF AGC, detection in RF take over point of the RF AGC, detection in IF extended byte 23 1.5 MHz bandwidth filter selection; see Table 24 Table 24. 0 0 0 0 Low pass cut-off frequency LP_FC[2] X X X X STD[1:0] 00 01 10 11 Cut-off frequency (MHz) 6 7 8 9 FORCELP_FC2_EN TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 21 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4 I2C-bus programming flowcharts The following flowcharts describe how to: * Initialize the TDA18211HD * Launch the calibrations * Go to Normal mode The image rejection calibration as well as RF tracking filters calibration must be launched the way explicitly described in the flowchart. If not done this way, it may result in bad calibration or even blocking the TDA18211HD, which makes it impossible to communicate via the I2C-bus. For proper internal initialization, switching to Normal mode also requires a single I2C-bus sequence from subaddresses 03h to 0Fh. 9.4.1 Flowchart explanation This section provides instructions for reading the flowcharts. MS actions registers to update in the software internal table Internal table IR_GSTEP = 2h I2C_XTOUT_ASYM = 1 PD_AGC1_DET = 1 IR_GSTEP = 2h, I2C_XTOUT_ASYM = 1, PD_AGC1_DET = 1 - master or slave for I2C-bus write tuner registers update I2C-bus EP5 EB12 EB13 - initialization phase EP5 EB12 EB13 EP1...CD2 EP1...EP2, MD3 001aag935 - Fig 3. Programming sequence 1. I2C-bus write: - IR_GSTEP is updated, no immediate I2C-bus write - I2C_XTOUT_ASYM is updated followed by an I2C-bus write of EP5 - PD_AGC1_DET is updated followed by an I2C-bus write of EB12 - I2C-bus write of EB13 with current value of the software internal table of EB13 I2C-bus read: - Sub-addressing is not supported in read mode - The only recommended I2C-bus read access procedures of the TDA18211HD are described in Section 9.4.16 "Flowchart TDA18211Read" and Section 9.4.17 "Flowchart TDA18211ReadExtended" TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 22 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 2. Update at the same moment is indicated by separation with commas: IR_GSTEP, I2C_XTOUT_ASYM and PD_AGC1_DET are updated, no I2C-bus registers update 3. I2C-bus registers update of the bytes EP5, EB12 and EB13 4. Bytes EP1 to CD2 are written in a single I2C-bus sequence Example: Start C0 03 EP1 EP2 EP3 EP4 EP5 CPD CD1 CD2 Stop 5. Bytes EP1, EP2 and MD3 are written in as many I2C-bus sequences as needed Example: Start C0 03 EP1 EP2 Stop Start C0 0F MD3 Stop X X X X X X X X stored or already calculated data input variable result of an operation output variable 001aag722 Fig 4. Blocks used in the flowcharts I2C initialization sequence Call TDA18211FixedContentsI2Cupdate MS_init Calibrate the RF tracking filters call TDA18211CalcRFFilterCurve Back to POR Call TDA18211MSPOR 001aag936 Master/slave variable MS_init is input for each of the three procedures. Fig 5. Variable used in multiple procedures TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 23 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC xx_in XY_map Find yy = f(xx) in XY_map yy_out 001aag822 xx is a list of values stored in the first column of the map XY_map. yy is a list of values stored in column in XY_map. yy_out is the particular value of yy to find row n. xx(n - 1) < xx_in xx(n). a. General description to find a value in a table 650 MHz KM_map Find RFC_K = fRF(max) in KM_map RFC_K 001aag723 Finding the row of RFC_K: 350000 < 650000 720000. Result n = 1. The value of RFC_K is then 3 (see Table 44). b. Example to find the value RFC_K corresponding to fRF = 650 MHz in the KM_map. Fig 6. Finding a value in a table Units * In the flowcharts, hexadecimal values end with "h", decimal values with "d" * Frequency variables used in computations are expressed in kHz, for example 1 GHz is written as 1000000. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 24 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.2 Flowchart TDA18211SetRf_dual Table 25. Function Description Input Table Output TDA18211SetRf_dual Description protocol top view for a dual-tuner application RF_freq, Standard (from microcontroller), MS (from microcontroller) Reference The initialization phase has to be launched before any SetRf. MS = 1: master is selected for the channel configuration. MS = 0: slave is selected for the channel configuration. Start TDA18211SetRf_dual Yes init_done = 1 No Master and slave initialization Call TDA18211InitCal TMVALUE_RFCAL init_done TMVALUE_RFCAL Set the RF tracking filters Call TDA18211RFtrackingFiltersCorrection RF_freq MS Standard RF_freq MS Set the tuner to the wanted channel Call TDA18211ChannelConfiguration End TDA18211SetRf_dual 001aag937 Fig 7. Flowchart TDA18211SetRf_dual TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 25 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.3 Flowchart TDA18211InitCal Table 26. Function Description Input Table Output TDA18211InitCal Description systematic initialization for master and slave tuners MS_init TMVALUE_RFCAL, init_done Reference Start TDA18211InitCal MS_init = 1 MS_init Master initialization I2C initialization sequence Call TDA18211FixedContentsI2Cupdate MS_init Calibrate the RF tracking filters Call TDA18211CalcRFFilterCurve Back to POR Call TDA18211MSPOR TMVALUE_RFCAL MS_init = 0 MS_init Slave initialization I2C initialization sequence Call TDA18211FixedContentsI2Cupdate MS_init Calibrate the RF tracking filters Call TDA18211CalcRFFilterCurve Back to POR Call TDA18211MSPOR init_done = true init_done End TDA18211InitCal 001aag938 Fig 8. Flowchart TDA18211InitCal TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 26 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.4 Flowchart TDA18211FixedContentsI2Cupdate Table 27. Function Description TDA18211FixedContentsI2Cupdate Description update and write the TDA18211HD registers, sequential update of AGC1 and AGC2, image calibration algorithm MS Reference Input Table Output Start TDA18211FixedContentsI2Cupdate MS Actions Internal table update with correct values Internal table I2C-bus TM = 08h PL = 80h EP1 = C6h EP2 = DFh EP3 = 16h EP4 = 60h EP5 = 80h CPD = 80h CD1 = 00h CD2 = 00h CD3 = 00h MPD = 00h MD1 = 00h MD2 = 00h MD3 = 00h EB1 = FCh EB2 = 01h EB3 = 84h EB4 = 41h EB5 = 01h EB6 = 84h EB7 = 40h EB8 = 07h EB9 = 00h EB10 = 00h EB11 = 96h EB12 = 33h EB13 = C1h EB14 = 00h EB15 = 8Fh EB16 = 00h EB17 = 00h EB18 = 8Ch EB19 = 00h EB20 = 20h EB21 = B3h EB22 = 48h EB23 = B0h TM...EB23 IRCAL mid band Initialization EP5 = 82h CPD = A8h CD2 = 00h MPD = A9h MD1 = 73h MD2 = 1Ah EP3...MD3 IRCAL low band Initialization EP3 = 1Fh EP4 = 66h EP5 = 81h CPD = CCh CD1 = 6Ch CD2 = 00h CD3 = 00h MPD = CDh MD1 = 77h MD2 = 08h MD3 = 00h EB4 = 61h EP3...MD3 EB4 IRCAL high band Initialization EP5 = 83h CPD = 98h CD1 = 65h CD2 = 00h MPD = 99h MD1 = 71h MD2 = CDh EP3...MD3 Tuner registers update Wait 5 ms - PLL locking Launch detector Wait 5 ms - measurement CALPLL update Tuner registers update MAIN PLL CP source on Wait 1 ms MAIN PLL CP source off Wait 5 ms - PLL locking - EP1 EB4 = 41h EB4 EP5 = 87h CD1 = 65h CD2 = 50h - EP3...CD3 Tuner registers update Launch detector Wait 5 ms - measurement Launch optimization algorithm CALPLL update EP5 = 85h CPD = CBh CD1 = 66h CD2 = 70h EP3...CD3 Wait 30 ms - optimization Back to normal mode Synchronization EP1 Wait 5 ms - PLL locking - EP2 EP4 = 64h - EP4 EP1 Tuner registers update Wait 5 ms - PLL locking Launch optimization algorithm Wait 30 ms - optimization - EP2 End TDA18211FixedContentsI2Cupdate Tuner registers update AGC1 gain setup EB17 = 00h EB17 = 03h EB17 = 43h EB17 = 4Ch EB17 EB17 EB17 EB17 Tuner registers update Wait 5 ms - PLL locking Launch detector Wait 5 ms - measurement CALPLL update - EP1 EP5 = 86h CPD = A8h CD1 = 66h CD2 = A0h - EP3...CD3 Tuner registers update Wait 5 ms - PLL locking Launch optimization algorithm Wait 30 ms - optimization - EP2 001aag939 Fig 9. Flowchart TDA18211FixedContentsI2Cupdate TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 27 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.5 Flowchart TDA18211CalcRFFilterCurve Table 28. Function Description Input Table Output TDA18211CalcRFFilterCurve Description calculate the RF filter curves coefficients RF1_default, RF2_default, RF3_default, MS RF_BAND_map TMVALUE_RFCAL Table 43 "RF_BAND_map" Reference Start TDA18211CalcRFFilterCurve Wait 200 ms for die temperature stabilization PowerScan Initialization Call TDA18211PowerScanInit fRF(max) = 203500 fRF(max) RF_Band 4 filters calibration Call TDA18211RFTrackingFiltersInit fRF(max) RF1_4, RF_A1_4, RF_B1_4 fRF(max) = 457800 MS fRF(max) RF_Band 5 filters calibration Call TDA18211RFTrackingFiltersInit fRF(max) RF1_5, RF_B1_5, RF2_5, RF_A1_5, RF3_5, RF_A2_5, RF_B2_5 fRF(max) = 865000 fRF(max) RF_Band 6 filters calibration Call TDA18211RFTrackingFiltersInit fRF(max) RF1_6, RF_B1_6, RF2_6, RF_A1_6, RF3_6, RF_A2_6, RF_B2_6 Read die current temperature Call TDA18211ThermometerRead TMVALUE_RFCAL End TDA18211CalcRFFilterCurve 001aag940 Fig 10. Flowchart TDA18211CalcRFFilterCurve TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 28 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.6 Flowchart TDA18211RFTrackingFiltersInit Table 29. Function Description Input Table Output TDA18211RFTrackingFiltersInit Description calculate the RF filter curve coefficients used for their approximation fRF(max), MS RF_CAL_map (Cprog_table = f(frequency)) RF1, RF2, RF3, RF_A1, RF_B1, RF_B2 Table 49 "RF_CAL_map" Reference bcal is a boolean output from TDA18211PowerScan: bcal = 1 (true): enables the calibration of the RF tracking filters bcal = 0 (false): no calibration is performed, default values for RFC_CPROG are used TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 29 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Start TDA18211RFTrackingFiltersInit RF_A1 = 0, RF_B1 = 0, RF_A2 = 0, RF_B2 = 0 RF1_default Find RF1_default, RF2_default, RF3_default = fRF(max) in RF_BAND_map Look for optimized calibration frequency Call TDA18211PowerScan No RF1_default, RF2_default, RF3_default RF1 MS bcal RF1 MS Find Cprog_cal1 to track RF1 Call TDA18211CalibrateRF bcal = 1 Yes RF1 Cprog_cal1 RF1 RF_CAL_map Find Cprog_table = fRF(max) in RF_CAL_map bcal = 0 Yes No Cprog_table1 Cprog_table1 RF1 Cprog_cal1 Cprog_table1 Cprog_cal1 = Cprog_table1 Cprog_cal1 RF_B1 = Cprog_cal1 - Cprog_table1 Yes RF_B1 RF_A1 End TDA18211 RFTrackingFiltersInit RF2_default = 0 RF2_default No MS Look for optimized calibration frequency Call TDA18211PowerScan bcal RF2 No MS Find Cprog_cal2 to track RF2 Call TDA18211CalibrateRF bcal = 1 Yes RF2 RF2 Cprog_cal2 RF2 RF_CAL_map Find Cprog_table = fRF(max) in RF_CAL_map No Cprog_table2 bcal = 0 Yes Cprog_table2 RF1 RF2 Cprog_cal1 Cprog_cal2 Cprog_table1 Cprog_table2 RF3_default No MS Look for optimized calibration frequency Call TDA18211PowerScan Cprog_cal2 = Cprog_table2 Cprog_cal2 RF_A1 = (Cprog_cal2 - Cprog_table2 - Cprog_cal1 + Cprog_table1)/ (RF2 - RF1) RF_A1 RF3_default = 0 Yes End TDA18211 RFTrackingFiltersInit bcal RF3 No RF3 MS Find Cprog_cal3 to track RF3 Call TDA18211CalibrateRF bcal = 1 Yes RF3 Cprog_cal3 RF3 RF_CAL_map Find Cprog_table = fRF(max) in RF_CAL_map No Cprog_table3 bcal = 0 Yes Cprog_table3 Cprog_cal3 = Cprog_table3 Cprog_cal3 RF2 RF3 Cprog_cal2 Cprog_cal3 Cprog_table2 Cprog_table3 RF_A2 = (Cprog_cal3 - Cprog_table3 - Cprog_cal2 + Cprog_table2)/(RF3 - RF2) RF_B2 = Cprog_cal2 - Cprog_table2 End TDA18211RFTrackingFiltersInit RF_A2 RF_B2 001aag941 Fig 11. Flowchart TDA18211RFTrackingFiltersInit TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 30 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.7 Flowchart TDA18211PowerScanInit Table 30. Function Description Input Table Output TDA18211PowerScanInit Description fixed settings of the TDA18211PowerScan MS Reference Start TDA18211PowerScanInit MS Actions Set standard mode to digital mode Internal table STD = 12, IF_LEVEL = 0 CAL_MODE = 0 AGC1_GAIN = 0 AGC2_GAIN = 0 FORCELP_FC2_EN = 1, LP_FC[2] = 1 - I2C-bus - Tuner registers update Set AGC1_GAIN to 6 dB Set AGC2_GAIN to -15 dB 1.5 MHz low-pass filter EP3...EP4 EB18 - Tuner register update EB21...EB23 End TDA18211PowerScanInit 001aag942 Fig 12. Flowchart TDA18211PowerScanInit 9.4.8 Flowchart TDA18211PowerScan Table 31. Function Description Input Table TDA18211PowerScan Description find an interferer free calibration frequency freq_input, MS RF_BAND_map, RF_CAL_map, CID_TARGET_map Output bcal, freq_output Table 43 "RF_BAND_map" Table 49 "RF_CAL_map" Table 52 "CID_TARGET_map" Reference TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 31 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Start TDA18211PowerScan RF_BAND_map RF_CAL_map CID_TARGET_map MS Actions Find RF_BAND = fRF(max) in RF_BAND_map(MS) Find Cprog_table = fRF(max) in RF_CAL_map Find GAIN_TAPER = fRF(max) in GAIN_TAPER_map Find CID_TARGET count_limit = fRF(max) in CID_TARGET_map Tuner register update freq_MAINPLL = freq_input + 1 MHz Downconvert freq_input to 1 MHz Call TDA18211CalcMAINPLL Wait 5 ms - PLL locking Detection mode Launch power detection measurement Read power detection informations Call TDA18211ReadExtended Algorrithm Initialization sgn =1 freq_output = freq_input bcal = 0 count = 0 wait = false CAL_MODE = 1 Internal table RF_BAND = RF_BAND RFC_CPROG = CPROG_table GAIN_TAPER = GAIN_TAPER CID_Target = CID_Target count_limit = count_limit - MS PC CID_Target count_limit EP2, EB14 freq_MAINPLL freq_input freq_MAINPLL EP4 EP2 CID_GAIN freq_input sgn freq_output bcal count wait No CID_GAIN < CID_Target Yes sgn count freq_input freq_MAINPLL freq_MAINPLL = freq_input + sgn x count + 1 MHz Downconvert updated freq_input to 1 MHz Call TDA18211CalcMAINPLL No Wait 100 s - PLL locking Yes Wait 5 ms - PLL locking wait = false wait freq_MAINPLL wait = true Launch power detection measurement Read power detection informations Call TDA18211ReadExtended count count = count + 200d - EP2 CID_GAIN count No count > count_limit Yes No sgn > 0 Yes sgn = - sgn count = 200d wait = true sgn count wait CID_GAIN CID_Target No Yes freq_MAINPLL bcal = 1 freq_output = freq_MAINPLL - 1 MHz End TDA18211PowerScan bcal freq_output freq_input bcal = 0 freq_output = freq_input bcal freq_output End TDA18211PowerScan 001aag943 Fig 13. Flowchart TDA18211PowerScan TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 32 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.9 Flowchart TDA18211CalibrateRF Table 32. Function Description TDA18211CalibrateRF Description find the Cprog for which freq_input is the central frequency of the RF tracking filters freq_input, MS BP_FILTER_map, KM_map, GAIN_TAPER_map Output RFC_CPROG Table 42 "BP_FILTER_map" Table 44 "KM_map" Table 47 "GAIN_TAPER_map" Reference Input Table TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 33 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Start TDA18211CalibrateRF MS Actions Normal mode Switch OFF AGC1 Set AGC1_GAIN to 15 dB Internal table CAL_MODE = 0 SM_LT = 1 AGC1_GAIN = 3h I2C-bus EP4 EB18 BP_FILTER_map KM_map GAIN_TAPER_map freq_input MS Frequency dependent parameters update Find BP_FILTER = fRF(max) in BP_FILTER_map Find GAIN_TAPER = fRF(max) in GAIN_TAPER_map Find RF_BAND = fRF(max) in RF_BAND_map Find RFC_K, RFC_M = fRF(max) in KM_map Tuner registers update MAIN PLL charge pump source CAL PLL charge pump source Force DCDC converter to 0 V Disable PLLs lock RF tracking filters calibration mode Tuner registers update BP_FILTER = BP_FILTER GAIN_TAPER = GAIN_TAPER RF_BAND = RF_BAND RFC_K = RFC_K, RFC_M = RFC_M LO_FORCESRCE = 1 CAL_FORCESRCE = 1 RFC_CPROG = 0 FORCE_LOCK = 0 CAL_MODE = 3h - EP1 ... EP2, EB13 EB4 EB7 EB14 EB20 EP4 ... EP5 freq_input freq_input + 1 MHz Set the internal calibration signal Call TDA18211CalcCALPLL Downconvert the calibration signal to 1 MHz Call TDA18211CalcMAINPLL Wait 5 ms Internal synchronization EP2, EP1, EP2, EP1 Normal operation for the MAIN PLL charge pump Normal operation for the CAL PLL charge pump Wait 10 ms - PLLs locking LO_FORCESRCE = 0 CAL_FORCESRCE = 0 EB4 EB7 Launch the RF Tracking filters calibration Wait 60 ms - calibration on going Normal mode Switch ON AGC1 Set AGC1_GAIN to 6 dB Tuner registers update Synchronization FORCE_LOCK = 1 EB20 CAL_MODE = 0 SM_LT = 0 AGC1_GAIN = 0 - EB18 EP3 ... 4 EP1 Get the calibration result Call TDA18211ReadExtended RFC_CPROG End TDA18211CalibrateRF 001aag944 Fig 14. Flowchart TDA18211CalibrateRF TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 34 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.10 Flowchart TDA18211MSPOR Table 33. Function Description Input Table Output TDA18211MSPOR Description master or slave tuner goes to Power-On Reset (POR) mode MS Reference Start TDA18211MSPOR MS Actions Power up Detector 1 Turn AGC1 loop ON Set AGC1_GAIN to 6 dB Set AGC2_GAIN to -6 dB POR mode 1.5 MHz low-pass filter disabled Internal table PD_AGC1_DET = 0 AGC1_LOOP_OFF = 0 AGC1_GAIN = 0 AGC2_GAIN = 3h SM = 1, SM_LT = 0, SM_XT = 0 FORCELP_FC2_EN = 0, LP_FC[2] = 0 I2C-bus EB12 EB18 EP3 EB21 ... EB23 End TDA18211MSPOR 001aag945 Fig 15. Flowchart TDA18211MSPOR 9.4.11 Flowchart TDA18211RFtrackingFiltersCorrection Table 34. Function Description TDA18211RFtrackingFiltersCorrection Description find the Cprog corresponding to the programmed central frequency freq_input freq_input, TMVALUE_RFCAL, MS RF_BAND_map, RF_CAL_OVER_DT_map, RF_CAL_map Output Table 43 "RF_BAND_map" Table 48 "RF_CAL_DC_OVER_DT_map" Table 49 "RF_CAL_map" Reference Input Table TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 35 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Start TDA18211RFTrackingFiltersCorrection MS Action Power up TDA18211 Internal table I2C-bus SM = 0, SM_LT = 0, EP3 SM_XT = 0 Read die current temperature Call TDA18211ThermometerRead TMVALUE_CURRENT RF_CAL_map RF_BAND_map Frequency dependant parameters update Find RFC_CPROG = fRF(max) in RF_CAL_map, Cprog_table = RFC_CPROG Find RF1, RF2, RF3, RF_A1, RF_A2, RF_B1, RF_B2 = fRF(max) in RF_BAND_map(MS) freq_input MS no RF3 = 0 or freq_input < RF2 yes Cprog_table RF1 RF2 RF3 RF_A1 RF_A2 RF_B1 RF_B2 RF_A2 RF2 RF_B2 Cprog_table Capprox = RF_A2 x (freq_input - RF2) + RF_B2 + Cprog_table Capprox RF_A1 RF1 RF_B1 Cprog_table Capprox = RF_A1 x (freq_input - RF1) + RF_B1 + Cprog_table Capprox freq_input freq_input Capprox < 0 no Capprox > 255 no yes Capprox = 0 yes Capprox = 255 RF_CAL_DC_OVER_DT_map Find dCoverdT = fRF(max) in RF_CAL_DC_OVER_DT_map dCoverdT freq_input dCoverdT TMVALUE_CURRENT Calculate temperature compensation RFCAL_TCOMP = dCoverdT x (TMVALUE_CURRENT-TMVALUE_RFCAL) / 1000 RFCAL_TCOMP TMVALUE_RFCAL Capprox RFCAL_TCOMP Calculate final Cprog Cprog = Capprox + RFCAL_TCOMP RFC_CPROG = Cprog EB14 End TDA18211RFTrackingFiltersCorrection 001aag946 Fig 16. Flowchart TDA18211RFtrackingFiltersCorrection TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 36 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.12 Flowchart TDA18211ChannelConfiguration Table 35. Function Description Input Table TDA18211ChannelConfiguration Description tune the tuner according to the channel and broadcast configuration freq_input, MS, Standard STANDARD_DESCRIPTION_map, BP_FILTER_map, RF_BAND_map, CAL_PLL_map, GAIN_TAPER_map, IR_MEAS_map Output Table 41 "STANDARD_DESCRIPTION_map" Table 42 "BP_FILTER_map" Table 43 "RF_BAND_map" Table 46 "CAL_PLL_map" Table 47 "GAIN_TAPER_map" Table 51 "IR_MEAS_map" Reference TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 37 of 66 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Product data sheet Rev. 05 -- 2 June 2009 (c) NXP B.V. 2009. All rights reserved. TDA18211HD_5 NXP Semiconductors Start TDA18211ChannelConfiguration MS Actions Standard mode update Update TV broadcast parameters Switch RFAGC to high speed mode Normal mode Update IF output level Update IF notch frequency Update extended byte 22 Update IF center frequency Internal table STD = STD from STANDARD_DESCRIPTION_map according to Standard value STD[2] = 0 CAL_MODE = 0 IF_LEVEL = IF_LEVEL from STANDARD_DESCRIPTION_map according to Standard IF_NOTCH = IF_NOTCH from STANDARD_DESCRIPTION_map according to Standard EB22 = EB22 from STANDARD_DESCRIPTION_map according to Standard IF_FREQ = IF_FREQ from STANDARD_DESCRIPTION_map according to Standard I2C-bus EB22 - Standard IF_freq STANDARD_DESCRIPTION_ map IR_MEAS_map BP_FILTER_map RF_BAND_map GAIN_TAPER_map freq_input MS Disable power level indicator Update frequency dependent parameters Find IR_MEAS = fRF(max) in IR_MEAS_map Find BP_FILTER = fRF(max) in BP_FILTER_map Find RF_BAND = fRF(max) in RF_BAND_map Find GAIN_TAPER = fRF(max) in GAIN_TAPER_map DIS_POWER_LEVEL = 1 IR_MEAS = IR_MEAS BP_FILTER = BP_FILTER RF_BAND = RF_BAND GAIN_TAPER = GAIN_TAPER - MS Dual-tuner and AGC1 extra configurations managing MAIN VCO when Master, CAL VCO when Slave AGC1 always active AGC1 has priority on AGC2 Tuner registers update CALVCO_FORLON = MS AGC1_ALWAYS_MASTERN = 0 AGC_FIRSTN = 0 - - EB1 freq_input freq_pll = freq_input + IF_freq IF_freq yes MS = 1 no freq_pll freq_pll Tune to wanted channel frequency Call TDA18211CalcMAINPLL Tuner registers update MAIN PLL charge pump source Wait 1 ms Normal operation for the MAIN PLL Wait 20 ms Switch RFAGC to normal speed mode STD[2] = 1 EP3 LO_FORCESRCE = 0 EB4 TM ... EP5 CAL_PLL_map freq_pll Tune to wanted channel frequency Call TDA18211CalcCALPLL Find CAL_POST_DIV = fLO(max) in CAL_PLL_map Tuner registers update CAL PLL charge pump source Wait 1 ms Normal operation for the CAL PLL Wait 20 ms CAL_FORCESRCE = 0 EB5 MPD = CAL_POST_DIV && 7Fh MPD CAL_FORCESRCE = 1 TM ... EP5 EB5 LO_FORCESRCE = 1 EB4 TDA18211HD DVB-T Silicon Tuner IC Switch RFAGC to normal speed mode STD[2] = 1 EP3 End TDA18211ChannelConfiguration End TDA18211ChannelConfiguration 001aag947 Fig 17. Flowchart TDA18211ChannelConfiguration 38 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.13 Flowchart TDA18211CalcMAINPLL Table 36. Function Description TDA18211CalcMAINPLL Description find the correct values for the bytes MPD, MD1, MD2, MD3 and update the tuner registers freq_input, MS MAIN_PLL_map Table 45 "MAIN_PLL_map" Reference Input Table Output MPD, MD1, MD2 and MD3 are 8-bit registers. Arithmetical and logical operations performed on those registers are considered binary operations. (Dividing is right shifting and multiplying is left shifting, etc.) Start TDA18211CalcMAINPLL MAIN_PLL_map Find MAIN_POST_DIV, Div = fLO(max) in MAIN_PLL_map freq_input MS MAIN_POST_DIV Div Internal table MAIN_POST_DIV Update MPD byte MPD = MAIN_POST_DIV && 7Fh I2C-bus - Div MAIN_DIV = (Div x freq_input x 27) / 125d freq_input Update MD1, MD2, MD3 bytes MAIN_DIV Tuner registers update MD1 = (MAIN_DIV / 216) && 7Fh MD2 = (MAIN_DIV / 28) MD3 = MAIN_DIV MAIN_DIV MPD ... MD3 End TDA18211CalcMAINPLL 001aag948 Fig 18. Flowchart TDA18211CalcMAINPLL TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 39 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.14 Flowchart TDA18211CalcCALPLL CPD, CD1, CD2 and CD3 are 8-bit registers. Arithmetical and logical operations performed on those registers are considered binary operations. Dividing is right shifting and multiplying is left shifting. Table 37. Function Description TDA18211CalcCALPLL Description find the correct values for the bytes CPD, CD1, CD2, CD3 and update the tuner registers freq_input, MS CAL_PLL_map Table 46 "CAL_PLL_map" Reference Input Table Output Start TDA18211CalcCALPLL CAL_PLL_map Find CAL_POST_DIV, Div = fLO(max) in CAL_PLL_map freq_input MS CAL_POST_DIV Div Internal table CAL_POST_DIV Update CPD byte CPD = CAL_POST_DIV I2C-bus - Div CAL_DIV = (Div x freq_input x 27) / 125d freq_input Update CD1, CD2, CD3 bytes CAL_DIV Tuner registers update CD1 = (CAL_DIV / 216) && 7Fh CD2 = (CAL_DIV / 28) CD3 = CAL_DIV CAL_DIV CPD ... CD3 End TDA18211CalcCALPLL 001aag949 Fig 19. Flowchart TDA18211CalcCALPLL TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 40 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.15 Flowchart TDA18211ThermometerRead Table 38. Function Description TDA18211ThermometerRead Description turns the on-chip thermometer ON, reads the current temperature on the die and then turns the thermometer OFF MS THERMOMETER_map TMVALUE (temperature in C) Table 50 "THERMOMETER_map[1]" Reference Input Table Output Start TDA18211ThermometerRead MS Actions Switch thermometer ON Internal table TM_ON = 1 I2C-bus TM Read thermometer information Call TDA18211Read TM_RANGE TM_D no (TM_D = 0) and (TM_RANGE = 1) or (TM_D = 8) and (TM_RANGE = 0) yes Switch TM_RANGE Wait 10 ms - temperature sensing TM_RANGE = not (TM_RANGE) TM Read thermometer information Call TDA18211Read TM_RANGE TM_D TM_D TM_RANGE Find TMVALUE = f(TM_D, TM_RANGE) in THERMOMETER_map TMVALUE Switch thermometer OFF Normal mode TM_ON = 0 CAL_MODE = 0 TM EP4 End TDA18211ThermometerRead 001aag950 Fig 20. Flowchart TDA18211ThermometerRead TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 41 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.16 Flowchart TDA18211Read Table 39. Function Description Input Table Output TDA18211Read Description read the 16 first bytes of the TDA18211HD MS an image of the tuner registers from TM to MD3 Reference The software internal table registers are not updated throughout a read procedure. The update is performed at the level of the call TDA18211Read. Start TDA18211Read MS Choose Read address = f(MS) AddRead (1) AddRead Read the 16d first bytes Start Cx 00 zz ... zz Stop 16d bytes TM ...MD3 End TDA18211Read 001aag951 AddRead = C1, C3, C5 or C7. Fig 21. Flowchart TDA18211Read TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 42 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 9.4.17 Flowchart TDA18211ReadExtended Table 40. Function Description Input Table Output TDA18211ReadExtended Description read the 39 first bytes of the TDA18211HD MS an image of the tuner registers from TM to EB23 Reference The software internal table registers are not updated throughout a read procedure. The update is performed at the level of the call TDA18211ReadExtended. Start TDA18211ReadExtended MS Choose Read address = f(MS) AddRead (1) AddRead Read the 39d first bytes Start Cx 00 zz ... zz Stop 39d bytes TM ...EB23 End TDA18211ReadExtended 001aag952 AddRead = C1, C3, C5 or C7. Fig 22. Flowchart TDA18211ReadExtended 9.5 Maps Table 41. STANDARD_DESCRIPTION_map Recommended value with a TDA10048HN channel decoder STD[2:0] ATSC 6 MHz DVB-T 6 MHz DVB-T 7 MHz DVB-T 8 MHz QAM 6 MHz QAM 8 MHz [1] Standard[1] IF_LEVEL[2:0] 001 001 001 001 001 001 IF_NOTCH 1 1 1 1 1 1 EB22[7:0] 0011 0111 0011 0111 0011 0111 0011 0111 0011 0111 0011 0111 fIF (MHz) 3.25 3.30 3.50 4.00 4 5 100 100 100 101 101 111 Digital standard settings may vary, depending on channel decoder used. Table 42. 180000 865000 BP_FILTER_map BP_FILTER[2:0] 101 110 fRF(max) (kHz) TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 43 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 43. fRF(max) (kHz) 203500 457800 865000 RF_BAND_map RF_BAND Used in flowchart [2:0] RF_A1 RF_B1 100 101 110 RF_A2 RF_B2 RF1 RF2 RF3 0 RF1_ default (kHz) 186250 RF2_ default (kHz) 0 345000 697500 RF3_ default (kHz) 0 426000 842000 RF_A1_4 RF_B1_4 RF_A2_4 RF_B2_4 RF1_4 0 RF_A1_5 RF_B1_5 RF_A2_5 RF_B2_5 RF1_5 RF2_5 RF3_5 230000 RF_A1_6 RF_B1_6 RF_A2_6 RF_B2_6 RF1_6 RF2_6 RF3_6 489500 Table 44. 350000 720000 865000 Table 45. 180500 198750 220750 248500 265000 284000 305500 331000 361000 397500 441500 497000 530000 568000 611000 662000 722000 795000 883000 994000 [1] KM_map RFC_K[2:0] 011 010 011 MAIN_PLL_map MAIN_POST_DIV[6:0] 33h 32h 31h 30h 27h 26h 25h 24h 23h 22h 21h 20h 17h 16h 15h 14h 13h 12h 11h 10h Div[1] 2Ch 28h 24h 20h 1Eh 1Ch 1Ah 18h 16h 14h 12h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h RFC_M[1:0] 00 01 11 fRF(max) (kHz) fLO(max) (kHz) Used in Section 9.4.13 "Flowchart TDA18211CalcMAINPLL". TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 44 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC CAL_PLL_map CAL_POST_DIV[7:0] BAh B9h B8h B3h ADh ACh ABh AAh A9h A8h A3h 9Dh 9Ch 9Bh 9Ah 99h 98h Div[1] 28h 24h 20h 1Ch 1Ah 18h 16h 14h 12h 10h 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h Table 46. 175750 195250 219750 251250 270500 293000 319500 351500 390500 439500 502500 541000 586000 639000 703000 781000 879000 [1] fLO(max) (kHz) Used in Section 9.4.14 "Flowchart TDA18211CalcCALPLL". Table 47. 175800 181300 186900 192400 198000 203500 TDA18211HD_5 GAIN_TAPER_map fRF(max) (kHz) 216200 228900 241600 254400 267100 279800 292500 305200 317900 330700 343400 356100 368800 381500 394200 Rev. 05 -- 2 June 2009 fRF(max) (kHz) fRF(max) (kHz) 476300 494800 513300 531800 550300 568900 587400 605900 624400 642900 661400 679900 698400 716900 735400 753900 772500 791000 809500 828000 GAIN_TAPER[4:0][1] 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h 07h 06h (c) NXP B.V. 2009. All rights reserved. Product data sheet 45 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC GAIN_TAPER_map ...continued fRF(max) (kHz) 406900 419700 432400 445100 457800 fRF(max) (kHz) 846500 865000 GAIN_TAPER[4:0][1] 05h 04h 03h 02h 01h 00h Table 47. [1] fRF(max) (kHz) The gain taper function compensates for any systematic RF gain ripple and makes it flat versus frequency. Table 48. 203500 353000 356000 359000 363000 366000 369000 373000 376000 379000 383000 386000 389000 393000 396000 399000 402000 404000 407000 409000 412000 414000 [1] RF_CAL_DC_OVER_DT_map fRF(max) (kHz) dCoverdT[1] 417000 419000 422000 424000 427000 429000 432000 434000 437000 439000 442000 444000 447000 449000 457800 465000 477000 483000 502000 508000 519000 522000 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch 0Fh 12h 14h 19h 1Bh 1Ch 1Dh fRF(max) (kHz) dCoverdT[1] 524000 534000 549000 554000 584000 589000 658000 664000 669000 699000 704000 709000 714000 724000 729000 739000 744000 749000 754000 759000 764000 769000 1Eh 1Fh 20h 22h 24h 26h 27h 2Ch 2Dh 2Eh 30h 31h 32h 33h 36h 38h 39h 3Bh 3Ch 3Dh 3Eh 3Fh fRF(max) (kHz) dCoverdT[1] 774000 779000 784000 789000 794000 799000 804000 809000 814000 819000 824000 829000 834000 839000 844000 849000 854000 859000 865000 40h 41h 43h 46h 48h 4Bh 4Fh 54h 59h 5Dh 61h 68h 6Eh 75h 7Eh 82h 84h 8Fh 9Ah 32h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch 2Dh fRF(max) (kHz) dCoverdT[1] Used in flowcharts. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 46 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 49. fRF(max) (kHz) 174000 175000 176000 178000 179000 180000 181000 182000 183000 184000 185000 186000 187000 188000 189000 190000 191000 192000 193000 194000 195000 196000 198000 200000 201000 202000 203500 206000 208000 212000 216000 217000 218000 220000 222000 225000 228000 231000 234000 235000 TDA18211HD_5 RF_CAL_map Cprog_ table 18h 1Ah 1Bh 1Dh 1Eh 1Fh 20h 21h 22h 24h 25h 26h 27h 29h 2Ah 2Ch 2Dh 2Eh 2Fh 30h 33h 35h 36h 38h 3Ch 3Dh 3Eh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah fRF(max) (kHz) 267000 269000 271000 273000 275000 277000 279000 282000 284000 286000 287000 290000 293000 295000 297000 300000 303000 305000 306000 307000 310000 312000 315000 318000 320000 323000 324000 325000 327000 331000 334000 337000 339000 340000 341000 343000 345000 349000 352000 353000 Cprog_ table 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch 3Dh 3Eh 3Fh 40h 41h 42h 43h 44h 45h 46h 47h 48h 49h 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h fRF(max) (kHz) 384000 385000 386000 388000 390000 393000 394000 396000 397000 398000 400000 402000 403000 407000 408000 409000 410000 411000 412000 413000 414000 417000 418000 420000 422000 423000 424000 427000 428000 429000 432000 434000 435000 436000 437000 438000 439000 440000 441000 442000 Cprog_ table 5Fh 60h 61h 62h 63h 64h 65h 66h 67h 68h 69h 6Ah 6Bh 6Ch 6Dh 6Eh 6Fh 70h 71h 72h 73h 74h 75h 76h 77h 78h 79h 7Ah 7Bh 7Dh 7Fh 80h 81h 83h 84h 85h 86h 87h 88h 89h fRF(max) (kHz) 473000 474000 481000 486000 491000 498000 499000 501000 506000 511000 516000 520000 521000 525000 529000 533000 539000 541000 547000 549000 551000 556000 561000 563000 565000 569000 571000 577000 580000 582000 584000 588000 591000 596000 598000 603000 604000 606000 612000 615000 Cprog_ table 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh fRF(max) (kHz) 662000 665000 667000 670000 673000 676000 677000 681000 683000 686000 688000 689000 691000 695000 698000 703000 704000 705000 707000 710000 712000 717000 718000 721000 722000 723000 725000 727000 730000 732000 735000 740000 741000 742000 743000 745000 747000 748000 750000 752000 Cprog_ table 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h 51h 52h 53h 54h 55h 56h 57h 58h 59h 5Ah 5Bh 5Ch 5Dh 5Eh 5Fh 60h 61h 62h 63h 64h 65h 66h 67h 68h 69h 6Ah 6Bh 6Ch 6Dh 6Eh 6Fh 70h 71h fRF(max) (kHz) 779000 781000 783000 784000 785000 786000 793000 794000 795000 797000 799000 801000 802000 803000 804000 810000 811000 812000 814000 816000 817000 818000 820000 821000 822000 828000 829000 830000 831000 833000 835000 836000 837000 838000 840000 842000 845000 846000 847000 848000 Cprog_ table 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 90h 91h 92h 93h 94h 96h 97h 98h 99h 9Ah 9Bh 9Dh 9Fh A0h A1h A2h A3h A4h A6h A8h A9h AAh ABh ADh AEh (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 47 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 49. fRF(max) (kHz) 236000 237000 240000 242000 244000 247000 249000 252000 253000 254000 256000 259000 262000 264000 RF_CAL_map ...continued Cprog_ table 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28h fRF(max) (kHz) 355000 357000 359000 361000 362000 364000 368000 370000 372000 375000 376000 377000 379000 382000 Cprog_ table 51h 52h 53h 54h 55h 56h 57h 58h 59h 5Ah 5Bh 5Ch 5Dh 5Eh fRF(max) (kHz) 445000 446000 447000 448000 449000 450000 452000 453000 454000 456000 457800 461000 468000 472000 Cprog_ table 8Ah 8Bh 8Ch 8Eh 8Fh 90h 91h 93h 94h 96h 98h 11h 12h 13h fRF(max) (kHz) 617000 621000 622000 625000 632000 633000 634000 642000 643000 647000 650000 652000 657000 661000 Cprog_ table 3Ch 3Dh 3Eh 3Fh 40h 41h 42h 43h 44h 45h 46h 47h 48h 49h fRF(max) (kHz) 754000 757000 758000 760000 763000 764000 766000 767000 768000 773000 774000 776000 777000 778000 Cprog_ table 72h 73h 74h 75h 76h 77h 78h 79h 7Ah 7Bh 7Ch 7Dh 7Eh 7Fh fRF(max) (kHz) 852000 853000 858000 860000 861000 862000 863000 864000 865000 Cprog_ table AFh B0h B1h B2h B3h B4h B6h B8h B9h - Table 50. TM_D[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 [1] THERMOMETER_map[1] TMVALUE (die temperature) TM_RANGE = 0 60 C 62 C 66 C 64 C 74 C 72 C 68 C 70 C 90 C 88 C 84 C 86 C 76 C 78 C 82 C 80 C TM_RANGE = 1 92 C 94 C 98 C 96 C 106 C 104 C 100 C 102 C 122 C 120 C 116 C 118 C 108 C 110 C 114 C 112 C Bit TM_ON must be set to logic 1. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 48 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC IR_MEAS_map IR_MEAS[2:0] 101 110 111 CID_TARGET_map CID_Target 10 10 24 14 30 50 58 count_limit 4000 4000 4000 4000 4000 4000 4000 Table 51. 200 600 865 Table 52. fRF(max) 186250 230000 345000 426000 489500 697500 842000 fRF(max) (kHz) 10. Internal circuitry Table 53. Symbol RF_IN Internal circuits Pin Description[1] 10 Average DC voltage 0.8 V 10 001aaf837 CAPRFAGC 12 12 001aaf838 2.8 V LT 13 0.85 V 13 001aaf839 TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 49 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Internal circuits ...continued Pin Description[1] 15 Average DC voltage 0.85 V Table 53. Symbol STO 15 001aaf840 CAPREGVCO 17 2.8 V (Normal mode) 0 V (Standby mode) 17 001aaf841 MASTERSYNC 19 0.5 x VCC 19 001aaf842 CAPFILTVCO 20 1.6 V (Normal mode) 0 V (Standby mode) 20 001aaf843 VT_COARSE 21 21 001aaf844 0.5 x VCC VT_FINE 22 22 001aaf845 0.5 x VCC CP_LO 24 0.5 x VCC 24 001aaf846 TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 50 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Internal circuits ...continued Pin Description[1] 26 Average DC voltage 1.45 V Table 53. Symbol XTALP 26 001aaf847 XTALN 27 1.45 V 27 001aaf848 FREEZE 28 3.3 V 28 001aaf849 XTOUT_MS 29 high-Z 29 001aaf850 XTOUTP 30 2.4 V 30 001aaf851 XTOUTN 31 2.4 V 31 001aaf852 TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 51 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Internal circuits ...continued Pin Description[1] 32 Average DC voltage high-Z Table 53. Symbol AS 32 001aaf853 CP_CAL 34 3.3 V (Normal mode) 0.5 x VCC (Calibration mode) 34 001aaf854 VT_CAL 35 35 001aaf855 3.3 V (Normal mode) 0.5 x VCC (Calibration mode) high-Z SCL 38 38 001aaf856 SDA 39 high-Z 39 001aaf857 CAPREG18 40 1.8 V (Normal mode) 2.0 V (Sleep mode) 40 001aaf858 CAPREG28 42 2.8 V (Normal mode) 2.4 V (Sleep mode) 42 001aaf859 TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 52 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Internal circuits ...continued Pin Description[1] 45 Average DC voltage 1.35 V Table 53. Symbol IFOUTN 45 001aaf860 IFOUTP 46 1.35 V 46 001aaf861 V_IFAGC 47 47 001aaf862 high-Z VSYNC 51 51 001aaf863 high-Z CAPREGFILTRF 52 2.8 V (Normal mode) 0 V (Sleep mode) 52 001aaf864 [1] ESD protection components are not shown. 11. Limiting values Table 54. Limiting values[1] In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VCC VI Parameter supply voltage input voltage pins SDA and SCL all other pins VCC < 3.3 V VCC > 3.3 V Tstg Tj Vesd storage temperature junction temperature electrostatic discharge voltage EIA/JESD22-A114 (human body model) EIA/JESD22-A115 (machine model) [1] Conditions Min -0.3 -0.3 -0.3 -0.3 -40 2000 200 Max +3.6 +5.5 Unit V V VCC + 0.3 V +3.6 +150 110 V C C V V The TDA18211HD withstands the latch-up specifications of JEDEC (JESD78A), with the specific recommendation using coupling capacitors on pins RF_IN, LT, STO, XTOUTP and XTOUTN. (c) NXP B.V. 2009. All rights reserved. TDA18211HD_5 Product data sheet Rev. 05 -- 2 June 2009 53 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 12. Thermal characteristics Table 55. Symbol Rth(j-c) [1] Thermal characteristics[1] Parameter Conditions Typ 19.6 Unit K/W thermal resistance according to JEDEC from junction to case specification The junction temperature can be obtained with the formula Tj = Tamb + Rth(j-a) x VCC x ICC, where Rth(j-a) is the thermal resistance of the application. Rth(j-a) must be such that the resulting Tj does not exceed the maximum value defined in Table 54. 13. Characteristics All data in this section refers to Master mode operation. Table 56. Loop-through characteristics (RF input to loop-through output) Tamb = 25 C; VCC = 3.3 V; for test circuit see Figure 26; unless otherwise specified. Symbol fRF(lt) VSWR Gv(lt) Glt NFlt CSO Parameter loop-through RF frequency voltage standing wave ratio Conditions center of channel loop-through output; 75 nominal impedance Min 45 [1] Typ 1.5 3 5.5 -60 Max 864 3 - Unit MHz dB dB dB dBc loop-through voltage 75 load gain loop-through gain variation loop-through noise figure composite second-order distortion composite triple beat bypass isolation leakage voltage between tuner and loop-through output from loop-through output to RF input in RF TV band in the RF frequency range; 75 load Normal mode - CTB isol(bp) VL(tun-lto) [1] - -63 24 10 - dBc dB dBV [1] Channel loading assumptions: 129 channels (NTSC 129 frequency plan) at 75 dBV. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 54 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 57. Slave tuner output characteristics (pin STO) Tamb = 25 C; VCC = 3.3 V; for test circuit see Figure 26; unless otherwise specified. Symbol fRF(STO) Zo(STO) Gv(STO) Parameter RF frequency on pin STO output impedance on pin STO voltage gain on pin STO 75 source resistance on RF input; Zi = 35 (75 , VSWR = 2) POWER_LEVEL[6:5] = 00 POWER_LEVEL[6:5] = 01 POWER_LEVEL[6:5] = 10 POWER_LEVEL[6:5] = 11 6 9 12 15 dB dB dB dB Conditions Min 45 30 Typ 35 Max 864 40 Unit MHz Table 58. General characteristics for TV reception (RF input to IF output) Tamb = 25 C; VCC = 3.3 V; IF output level option = 2 V (p-p); IF output load = 1 k on each terminal; for test circuit see Figure 26; unless otherwise specified. Symbol Supply VCC ICC supply voltage supply current Normal mode Standby mode with loop-through and crystal oscillator on (default at POR) Standby mode with only crystal oscillator on Device off mode P Tamb Input fRF VSWR NFtun Gv(tun)max GAGC(tun) Vi(max) RF frequency voltage standing wave ratio tuner noise figure maximum tuner voltage gain tuner AGC gain range maximum input voltage leakage voltage between tuner and RF 1 dB gain compression, one analog TV signal at RF input (-5 dBm) at RF input; in RF band center of channel RF input; 75 nominal impedance maximum gain 2 V (p-p) IF output selection 174 71 68 2 5.5 83 71 103 864 3 6 90 80 MHz dB dB dB dBV power dissipation ambient temperature 3.13 3.30 180 40 235 51 3.47 V 290 65 mA mA Parameter Conditions Min Typ Max Unit 10 1 0 15 2 780 - 20 5 70 mA mA mW C VL(tun-RF) - 0 - dBV TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 55 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 58. General characteristics for TV reception (RF input to IF output) ...continued Tamb = 25 C; VCC = 3.3 V; IF output level option = 2 V (p-p); IF output load = 1 k on each terminal; for test circuit see Figure 26; unless otherwise specified. Symbol Output IF_LEVEL[2:0] = 000 Vo(IF)dif(p-p) peak-to-peak differential IF output IF_LEVEL[2:0] = 001 voltage IF_LEVEL[2:0] = 010 IF_LEVEL[2:0] = 111 Zo(IF) GAGC(IF) Gtlt fIF(stpb)lp IF output impedance differential mode; magnitude value 2 1.25 1 0.5 100 30 2 4 V V V V dB dB Parameter Conditions Min Typ Max Unit IF AGC GAIN range 2 V (p-p) IF output voltage selection tilt gain RF frequency range; 6/7/8 MHz channel low-pass stop-band 60 dB attenuation IF frequency 6 MHz IF filter 7 MHz IF filter 8 MHz IF filter 53 14 16 18 65 - MHz MHz MHz dB image tripple image rejection ripple time digital TV; difference between f1 and f2 in digital channel ATSC 6 MHz; f1 = 0.75 MHz; f2 = 5.75 MHz DVB-T 6 MHz; f1 = 0.8 MHz and f2 = 5.8 MHz DVB-T 7 MHz; f1 = 0.5 MHz and f2 = 6.5 MHz DVB-T 8 MHz; f1 = 0.5 MHz and f2 = 7.5 MHz QAM 6 MHz; f1 = 1.5 MHz and f2 = 6.5 MHz QAM 8 MHz; f1 = 1.5 MHz and f2 = 8.5 MHz - 395 - ns - 365 478 515 155 180 -89 - ns ns ns ns ns dBc/Hz n IF phase noise IF rejection 1 kHz and 10 kHz, details see Figure 23 9 MHz Low-pass filter 13.75 MHz 18 MHz 35 56 [1] 42 66 1.5 -82 5 - dB dB s ms dBm Various tstartup(tun) tset Sdig tuner start-up time setting time digital sensitivity at power-up PLL setting time; channel change DVB-T (64 QAM 23); BER = 2.10-4 - [1] TDA18211HD_5 Measured with TDA10048HN channel decoder. (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 56 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC Table 59. Characteristics of terminals Tamb = 25 C; VCC = 3.3 V; 2.2 nF on input pin V_IFAGC; for test circuit see Figure 26; unless otherwise specified. Symbol VAGC Zi dGAGC/dV Parameter AGC voltage input impedance rate of change of AGC gain with voltage crystal frequency input impedance output resistance peak-to-peak output voltage slew rate of rising signal slew rate of falling signal magnitude value 16 MHz output frequency 10 k//10 pF AC load 10 k//10 pF AC load 10 k//10 pF AC load Conditions Min 0 Typ high-Z 30 Max VCC 55 Unit V dB/V IF AGC input: pin V_IFAGC Crystal oscillator fxtal Zi Ro Vo(p-p) SRr SRf I2C-bus[1] Pin SCL VIL VIH fSCL Pin SDA VOH VIL VIH HIGH-level output voltage LOW-level input voltage HIGH-level input voltage ISDA = 3 mA (sink current) fixed input levels VDD related input levels fixed input levels VDD related input levels 3 0.4 1.5 V V V V LOW-level input voltage HIGH-level input voltage SCL clock frequency fixed input levels VDD related input levels fixed input levels VDD related input levels 3 1.5 400 V V V kHz 0.3VDD V 15.99 16 500 460 0.4 40 40 16.01 MHz V V/s V/s Crystal oscillator output buffer; pins XTOUTP and XTOUTN 0.7VDD - 0.3VDD V 0.7VDD - [1] Devices that use non-standard supply voltages, which do not conform the intended I2C-bus system levels, must relate their input levels to the supply voltage to which the pull-up resistors are connected. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 57 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC -70 n (dBc/Hz) -80 001aah543 (1) (2) -90 -100 (3) -110 -120 170 270 370 470 570 670 770 870 fRF (MHz) (1) Offset is 1 kHz. (2) Offset is 10 kHz. (3) Offset is 100 kHz. Fig 23. Typical phase noise curve 0 Selectivity (dB) -10 -20 (1) (2) (3) (4) 001aah544 -30 -40 -50 -60 -70 -2 0 2 6 10 14 fIF (MHz) 18 (1) 6 MHz bandwidth filter. (2) 7 MHz bandwidth filter. (3) 8 MHz bandwidth filter. (4) 9 MHz bandwidth filter. Fig 24. Typical IF selectivity curves TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 58 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 14. Application information 14.1 Application example XTAL V_IFAGC I2C-bus (gated) RF SURGE PROTECTION SURGE PROTECTION RF_IN IFOUTP SILICON TUNER IFOUTN CHANNEL RECEIVER TV RF LTO STO TDA18211 MASTER MODE TS TDA10048 XTOUTN XTOUTP MASTERSYNC FREEZE 1.2 V 3.3 V V_IFAGC I2C-bus (gated) 3.3 V I2C-bus SILICON TUNER TDA18211 SLAVE MODE CHANNEL RECEIVER IFOUTP IFOUTN TS TDA10048 XTOUTP XTOUTN 1.2 V 3.3 V 3.3 V I2C-bus 001aah541 reference frequency Fig 25. Example for TDA18211HD of DVB-T dual-tuner reception 14.2 Application notes Please contact the NXP sales office for additional information on dual-tuner DVB-T applications. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 59 of 66 xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x Product data sheet Rev. 05 -- 2 June 2009 (c) NXP B.V. 2009. All rights reserved. TDA18211HD_5 15. Test information NXP Semiconductors GND GND GND GND GND GND GND GND GND GND GND CAPREGFILTRF VSYNC GND GND VCC3.3 SDA GND SCL 6 5 4 3 2 1 J1 R1 2.2 k R2 2.2 k C127 100 nF C126 2.2 nF R118 150 k J109 VCC3.3 SDA SCL TP104 VSYNC_M ST1 V_IFAGC_M R117 56 J108 C125 100 nF R116 470 R115 56 R114 470 IFoutP_M VCC3.3 GND GND GND GND GND GND GND n.c. VCC RF_IN GND CAPRFAGC LT GND STO SP_M VCC GND C124 J107 VCC1 C128 47 nF J102 C102 1 nF_5 % RFIN_M TP101 CAPRFAGC C103 220 nF J103 C104 1 nF_5 % LT_M VCC2 C105 47 nF 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 1 47 2 46 3 45 4 44 5 43 6 42 7 8 41 TDA18211HD 40 9 39 10 38 11 37 12 36 13 35 14 34 15 33 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 GND CP_LO CAPREGVCO VCC MASTERSYNC CAPFILTVCO VT_COARSE VT_FINE GND XTALP XTALN FREEZE XTOUT_MS XTOUTP XTOUTN AS IFoutN_M GND V_IFAGC IFOUTP IFOUTN VCC GND CAPREG28 GND CAPREG18 SDA SDA SCL SCL GND GND VT_CAL CP_CAL VCC 100 nF VCC2 C123 47 nF C122 100 nF C121 10 nF VCC2 C117 47 nF R112 390 C118 6.8 nF R113 120 C119 3.9 nF VCC3 C108 47 nF C120 220 nF C115 4.7 nF MASTER SYNC J105 MASTERSYNC C107 100 nF C109 100 nF C114 4.7 nF XOUTN_M TP103 XOUTP_M XOUTP_M TP102 FREEZE_CMOT TDA18211HD DVB-T Silicon Tuner IC R107 470 J104 R104 n.c. C106 C110 220 nF R108 390 C111 1 nF C112 6.8 nF C113 33 pF Cxx 5.6 pF Y1 C200 33 pF FREEZE SP_M SP_M 1 nF_5 % R105 39 RFIN_S 16 MHz 001aah542 60 of 66 Fig 26. Test circuit NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 16. Package outline HLQFN64R; plastic thermal enhanced low profile quad flat package; no leads; 64 terminals; resin based; body 9 x 9 x 1.6 mm SOT903-1 D terminal 1 index area B A E A detail X e1 L L1 17 16 C 1/2 e b 32 33 e v w M M CAB C y1 C y e Em El En Ek Ej Eh e2 1/2 e 1 48 64 49 terminal 1 index area Dh Dj Dk Dl Dm 0 2.5 scale 5 mm L1 0.18 0.08 Ej 0.69 0.59 v 0.1 X w 0.05 y 0.05 y1 0.1 DIMENSIONS (mm are the original dimensions) UNIT mm A max 1.7 b 0.3 0.2 D 9.1 8.9 Dh 2.92 2.82 Dj 0.86 0.76 Dk 3.32 3.22 Dl 1.79 1.69 Dm 2.16 2.06 E 9.1 8.9 Eh 0.31 0.21 Ek 1.79 1.69 El 0.79 0.69 Em 2.63 2.53 En 2.02 1.92 e 0.5 e1 7.5 e2 7.5 L 0.45 0.40 OUTLINE VERSION SOT903-1 REFERENCES IEC --JEDEC --JEITA --- EUROPEAN PROJECTION ISSUE DATE 06-03-29 07-11-14 Fig 27. Package outline SOT903-1 (HLQFN64R) TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 61 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 17. Printed-circuit board 17.1 Reflow profile See application note AN10366. 17.2 Desoldering recommendation See application notes AN10366. TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 62 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 17.3 Footprint layout Hx D P 1/2 P C 0.065 Vd Vx 0.12 Hy SPy1 SPy Vy1 Vy3 Vy2 SLy SLy1 By Vd1 Ay SPx SPx2 SPx1 SLx Bx Ax SLx1 solder lands solder paste solder resist occupied area SPy1 0.3 Vd 0.35 Vd1 0.5 Vx 0.8 Vy1 0.9 Vy2 0.8 Vy3 0.9 DIMENSIONS in mm P 0.500 Ax 9.000 Ay 9.000 Bx 7.880 By 7.880 C 0.555 D 0.250 Hx 9.500 Hy 9.500 SLx 4.610 SLx1 1.740 SLy 3.220 SLy1 0.640 SPx 0.800 SPx1 2.065 SPx2 0.3 SPy 0.7 Fig 28. Footprint HLQFN64R (SOT903-1) TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 63 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 18. Abbreviations Table 60. Acronym AGC DVB-T DVR ESD IF LNA LO PLL QAM RoHS SAW STB VCO Abbreviations Description Automatic Gain Control Digital Video Broadcasting - Terrestrial Digital Video Recorder ElectroStatic Discharge Intermediate Frequency Low Noise Amplifier Local Oscillator Phase-Lock Loop Quadrature Amplitude Modulation Restriction of Hazardous Substances Surface Acoustic Wave Set-Top Box Voltage-Controlled Oscillator 19. Revision history Table 61. Revision history Release date 20090602 Data sheet status Product data sheet Product data sheet Product data sheet Product data sheet Product data sheet Change notice Supersedes TDA18211HD_4 TDA18211HD_3 TDA18211HD_2 TDA18211HD_1 Document ID TDA18211HD_5 Modifications: TDA18211HD_4 TDA18211HD_3 TDA18211HD_2 TDA18211HD_1 * Figure 21 "Flowchart TDA18211Read" updated 20090505 20080304 20071121 20070802 TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 64 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 20. Legal information 20.1 Data sheet status Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet [1] [2] [3] Product status[3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification. Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 20.2 Definitions Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control -- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Quick reference data -- The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. 20.3 Disclaimers General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 20.4 Licenses ICs with DVB-T functionality Use of this product in any manner that complies with the DVB-T Standard may require licenses under applicable patents in the DVB-T patent portfolio, which license is available from Sisvel S.p.A., Via Sestriere 100, 10060 None (TO), Italy, and under applicable patents of other parties. 20.5 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus -- logo is a trademark of NXP B.V. Silicon Tuner -- is a trademark of NXP B.V. 21. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com TDA18211HD_5 (c) NXP B.V. 2009. All rights reserved. Product data sheet Rev. 05 -- 2 June 2009 65 of 66 NXP Semiconductors TDA18211HD DVB-T Silicon Tuner IC 22. Contents 1 2 3 3.1 3.2 4 5 6 7 7.1 7.2 8 8.1 8.2 8.2.1 8.2.2 8.3 8.4 9 9.1 9.2 9.3 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.9 9.3.10 9.3.11 9.3.12 9.3.13 9.3.14 9.4 9.4.1 9.4.2 9.4.3 9.4.4 9.4.5 9.4.6 9.4.7 9.4.8 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Target applications . . . . . . . . . . . . . . . . . . . . . . 1 Key benefits . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 Functional description . . . . . . . . . . . . . . . . . . . 6 Master and slave operation. . . . . . . . . . . . . . . . 6 Tuner outputs . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Loop-through output . . . . . . . . . . . . . . . . . . . . . 6 Slave tuner output. . . . . . . . . . . . . . . . . . . . . . . 6 Crystal input mode . . . . . . . . . . . . . . . . . . . . . . 7 Crystal output mode . . . . . . . . . . . . . . . . . . . . . 7 Control interface . . . . . . . . . . . . . . . . . . . . . . . . 7 I2C-bus format, write/read mode. . . . . . . . . . . . 7 I2C-bus at power-on reset. . . . . . . . . . . . . . . . 10 Description of symbols used in I2C-bus format table. . . . . . . . . . . . . . . . . . . . . . . . . . . 11 I2C-bus address selection. . . . . . . . . . . . . . . . 13 Description of chip ID byte . . . . . . . . . . . . . . . 13 Description of temperature sensor byte . . . . . 13 Description of power level byte (read mode) . 14 Description of Easy Prog byte 1 . . . . . . . . . . . 15 Description of Easy Prog byte 2 . . . . . . . . . . . 15 Description of Easy Prog byte 3 . . . . . . . . . . . 15 Description of Easy Prog byte 4 . . . . . . . . . . . 16 Description of Easy Prog byte 5 . . . . . . . . . . . 17 Description of Cal Post-Divider byte . . . . . . . . 17 Description of Cal divider bytes 1, 2 and 3 . . . 17 Description of Main Post-Divider byte. . . . . . . 18 Description of Main divider bytes 1, 2 and 3. . 18 Description of Extended bytes 1 to 23 . . . . . . 19 I2C-bus programming flowcharts . . . . . . . . . . 22 Flowchart explanation. . . . . . . . . . . . . . . . . . . 22 Flowchart TDA18211SetRf_dual . . . . . . . . . . 25 Flowchart TDA18211InitCal . . . . . . . . . . . . . . 26 Flowchart TDA18211FixedContentsI2Cupdate 27 Flowchart TDA18211CalcRFFilterCurve . . . . 28 Flowchart TDA18211RFTrackingFiltersInit . . . 29 Flowchart TDA18211PowerScanInit . . . . . . . . 31 Flowchart TDA18211PowerScan . . . . . . . . . . 31 9.4.9 9.4.10 9.4.11 9.4.12 9.4.13 9.4.14 9.4.15 9.4.16 9.4.17 9.5 10 11 12 13 14 14.1 14.2 15 16 17 17.1 17.2 17.3 18 19 20 20.1 20.2 20.3 20.4 20.5 21 22 Flowchart TDA18211CalibrateRF . . . . . . . . . Flowchart TDA18211MSPOR . . . . . . . . . . . . Flowchart TDA18211RFtrackingFiltersCorrection . . . . . Flowchart TDA18211ChannelConfiguration. . Flowchart TDA18211CalcMAINPLL . . . . . . . . Flowchart TDA18211CalcCALPLL . . . . . . . . . Flowchart TDA18211ThermometerRead . . . . Flowchart TDA18211Read . . . . . . . . . . . . . . . Flowchart TDA18211ReadExtended . . . . . . . Maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Internal circuitry . . . . . . . . . . . . . . . . . . . . . . . Limiting values . . . . . . . . . . . . . . . . . . . . . . . . Thermal characteristics . . . . . . . . . . . . . . . . . Characteristics . . . . . . . . . . . . . . . . . . . . . . . . Application information . . . . . . . . . . . . . . . . . Application example . . . . . . . . . . . . . . . . . . . . Application notes . . . . . . . . . . . . . . . . . . . . . . Test information. . . . . . . . . . . . . . . . . . . . . . . . Package outline . . . . . . . . . . . . . . . . . . . . . . . . Printed-circuit board . . . . . . . . . . . . . . . . . . . . Reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . Desoldering recommendation . . . . . . . . . . . . Footprint layout. . . . . . . . . . . . . . . . . . . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . Licenses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 35 35 37 39 40 41 42 43 43 49 53 54 54 59 59 59 60 61 62 62 62 63 64 64 65 65 65 65 65 65 65 66 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'. (c) NXP B.V. 2009. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 2 June 2009 Document identifier: TDA18211HD_5 |
Price & Availability of TDA18211HD
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |